Vyhledávání v IPv6 směrovači implementovaném v hradlovém poli

Warning

This publication doesn't include Faculty of Arts. It includes Faculty of Informatics. Official publication website can be found on muni.cz.

Title in English	Lookups in IPv6 router implemented in an FPGA
Authors	ANTOŠ David KOŘENEK Jan ŘEHÁK Vojtěch
Year of publication	2003
Type	Article in Proceedings
Conference	EurOpen, Sborník příspěvků XXIII. konference
MU Faculty or unit	Faculty of Informatics
Citation
Field	Informatics
Keywords	IPv6 routing; FPGA; nanoprocessor; IP header lookup
Description	The article describes design of a lookup processor implemented in an IPv6 routing accelerator.
Related projects:	Automated Verification of Parallel and Distributed Systems Non-sequential Models of Computing -- Quantum and Concurrent Distributed Models of Computing