Verification of COMBO6 VHDL Design

Investor logo

Warning

This publication doesn't include Faculty of Arts. It includes Faculty of Informatics. Official publication website can be found on muni.cz.
Authors

KRATOCHVÍLA Tomáš ŘEHÁK Vojtěch ŠIMEČEK Pavel

Year of publication 2003
Type R&D Presentation
MU Faculty or unit

Faculty of Informatics

Citation
Description This technical report presents current results and experiences of the formal verification of VHDL design of Combo6 hardware accelerator card. Information about formal verification itself is enriched by description of transformation from VHDL to the Cadence SMV specification language and the system of assertions established as a compact way of communication with VHDL designers.
Related projects:

You are running an old browser version. We recommend updating your browser to its latest version.